Abstract-In this paper, the technique of optimal interconnects width and spacing is analyzed to reduce the area, delay and area delay-product of multi-level signaling on-chip bus. To capture the delay impact from cross-coupling capacitance in the deep sub-micron on-chip bus, the Miller Capacitance Factor (MCF) for 4-level signals is developed. Results show that our proposed technique reveals the trade-off between bus area and delay to achieve the optimized bus configuration.
INTRODUCTION
The development of microelectronics has stridden to Deep Sub Micron (DSM) in the past decade as the technology was scaling down from 0.25!lm onwards. In the year 2011, the remarkable process technology is expected to reach the 22nm which will be another impressive milestone in the VLSI design [1] . The vast advancement of the DSM technology induced several major challenges; for example, interconnect delay, power consumption, crosstalk, percentage of product yield, electro migration (EM) and IR drop [1] .
As the technology migrates to smaller process, the length of the gate and the width and spacing of the metals are getting narrower. In view of that, the chip is capable to accommodate more transistors in a die size area. Consequently, the parasitic component such as coupling capacitance emerges to be significant [2] . The emergence of cross-coupling capacitance causes the variations in the interconnect delay, namely delay pull-in and delay push-out which adversely affect the timing closure in chip design [3] .
In recent years, several techniques were proposed to reduce the impact of cross-coupling capacitance to the bus delay. The techniques include bus serialization, wire tuning and shielding, wire swapping, skewing signals on alternate bus and staggered repeater [4] .
The objective of this paper is to analyze the effectiveness of interconnect width and spacing tuning technique to reduce area, delay and area-delay product on multi-level signaling on-chip bus. While most of the wire tuning techniques operate in the binary signal domain to reduce delay and power, [5] has proposed similar work targeting only for energy-efficiency of multi-level bus.
We will first describe the DSM interconnect delay for multi-level signaling bus by deriving the MCF values for every possible transition combinations in section 2. In section 3, we will present the interconnect structure test-bed and the performance metrics. The simulation results will be described in section 4 and finally the conclusion is presented in section 5. The voltage-mode multi-level signaling scheme has been proposed to replace the conventional binary signaling to achieve very energy-efficient communication in on-chip interconnect [5] , [6] . While the binary signaling sends only 1-bit of information at 2-voltage levels which are OV and V tid, in 4-level signaling, 2-bits of information are sent over a single metal such as at the 4-voltage level of OV, YJ Vdd, % Vdd, and Vdd respectively. The multi-level signaling bus multiplexing and low-swing signaling characteristics lead to very energy efficient bus communication.
MCF has been employed in recent timing verification methodologies to capture the delay impact of cross-coupling capacitance between wires. MCF captures the increasing (or decreasing) interconnect delays by modeling the cross coupling capacitance as capacitance-to-ground with multiplication to the MCF. Essentially, for same slew and same arrival time signals, the MCF for wire-A can be calculated as (1) where VA and VB is the voltage on wire A and B respectively. There are a total of 16 voltage transition combinations for 2 
Interconnect Structure
Consider a 64-bit bus on the intermediate-layer interconnect with the dimension for wire width and thickness, inter-wire spacing and dielectric thickness denoted by w, t, S and h, respectively as shown in Figure 1 (a) .
By employing 4-level signal, the number of bus wires can be halved to 32-lines while sending the same amount of data without increment in clock frequency. As a result, this interconnect structure provides flexibility in changing the wire width and spacing between wires while preserving the original size of the bus (constant bus area) as shown in Figure 1 (b) . Typically, wire and dielectric thickness cannot be specified by circuit/layout designers but they are free to tune the wire width and spacing [5] .
In this paper, the optimization of width and spacing of the intermediate-layer wire interconnect is investigated based on 978-1-4244-7455-411 0/$26.00 ©2010 IEEE the technology from 180nm to 16nm. The wire is modeled using distributed-RC network model. The interconnect parameters are shown in Table 2 . Three sets of optimization are performed to achieve different objectives namely area optimized, interconnect delay optimized and area-delay optimized.
The interconnect area for 32-lines 4-level signaling bus can be calculated as follows:
As the wire and dielectric thickness are fixed for a technology, the bus area really depends on the wire width and spacing. The wire delay for the bus can be modeled by:
where Rwire is the wire resistance, Cground is the wire capacitance-to-ground while Ccoupling is the cross-coupling capacitance between two wires and MCFworst is the worst case MCF value. The resistance is calculated by Rwire= p l ltw (4) where p and I is the resistivity and length of the wire respectively. The capacitance model developed in [7] is used to calculate the bus capacitances. Here, we are interested in reducing the delay push-out which may trigger the setup time violation; therefore MCF value of 4 is chosen as MCF worst in equation (2) . The fmal performance metric is the area-delay product (ADP), given by:
where area and delay are quantity calculated from equation (2) and (3). Here, we are interested in a balance area and delay optimized structure. The best combination of area and delay is determined by the smallest product produced.
.

Simulation Result and Discussion
In this section, we report the interconnect structure optimization strategy for achieving three different objectives namely area optimized, interconnect delay optimized and area-delay optimized. First, a conventional 64-bit minimum width, minimum-spacing parallel wire binary signaling bus of length Imm is constructed as a reference design based on wire configurations shown in Table 2 .
Next, three 32-line bus with 4-level signals using the same technology are designed to achieve the three interconnect optimization objectives stated above. An optimization program using exhaustive method written in MA TLAB code is ran to find the optimal value for the width and spacing such that calculations of equation (2), (3) and (5) are minimum. Throughout the simulation, copper wire with resistivity of 17.2 �.m) [9] and wire length of Imm are employed. Figure 3 shows the design space exploration to study the impact of varying the metal width and spacing to the interconnect delay. Note that certain width and spacing combinations are not allowed as the bus area is constrained to the reference design. Table 3 shows the results of the optimization strategy targeting area optimized, delay optimized and area-delay optimized interconnect structure. For the area optimized structure, it is trivial that the proposed width and spacing of the metal is the width and spacing of the reference bus. The structure achieves approximately 50% smaller area comparing to the other two optimized interconnects structure. However, this structure suffers the highest interconnect delay by a factor of 2.5 as compared to the other structures. The minimum metal width and spacing contributes to the hike of the metal resistance and coupling capacitance respectively.
For the delay-optimized interconnect structure, minimum interconnect delay is achieved at the expense of bus area. By increasing the width and spacing of the wires, the resistance and coupling capacitance values decrease. The delay optimized structure can run at roughly 70% faster than the area optimized structure for all technology process. Note that the bus area for both delay optimized and area-delay optimized structures does not exceed the reference bus design in all cases .
• 10<4
. �. The area-delay optimized structure achieves very close performance with the delay-optimized structure. The interconnect delay is degraded by 0.01% while the bus area reduces nearly 0.01% for all technology as compared to delay optimized structure.
We then calculate the interconnect delay and bus area with the bus dimensions taken from [5] which was optimized to achieve highly energy-efficient bus. Our delay optimized and area-delay optimized bus structures achieve similar bus area to the approach in [5] . In terms of interconnect delay, both of our proposed approaches run faster than [5] by up to 46% at 16nm technology process.
5.
Conclusion
We have investigated the effectiveness of interconnect width and spacing tuning technique to reduce area, delay and area delay product on multi-level signaling on-chip bus. Results show that area optimized structure can achieve 50% less area comparing to other structures and delay optimized structure can run 70% faster than the area optimized structure. When compared to approach in [5] , our delay optimized and area delay optimized structure achieve up to 46% improvement in interconnect delay. Our proposed analysis reveals the trade-off between bus area and delay to achieve the optimized bus configuration.
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